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1. INTRODUCTION (o) 
1.1. §ome_needs_for_a_digital_çom2ajator_in_nuclear_p_hjsicsi 
The analog signals from particle detectors will mostly 
be digitized in analog-to-digital converters. The 
further handling of the experiment information will 
therefore be done in a digital manner. 
In order to attain adequate resolution, many bits will 
be required. Especially in multiparameter experiments, 
which are of increasing importance » the data words will 
be extremely long. As a consequence, big store capaci-
ties will be required. If such big stores are not 
available, one has to look for a compromise between 
the desired resolution, experiment time and instru-
mentation capabilities. 
It will often happen, that only a smaller part of all 
channels (data words) are of real interest. If one could 
provide the physicist with a unit, which would permit 
the selection of one or more regions of interest, either 
the quantity of information or the number of bits per 
data word - to be stored - could be reduced. 
A digital comparator is a unit which enables the selec-
tion of a region of interest. It will discriminate 
whether the information has a greater value than a 
selected number, or a smaller one. Two comparators 
combined to one unit will enable the user to select a 
window. In this manner, the quantity of information to 
be stored and handled may be reduced to a certain amount. 
Comparators can also be used for the integration of 
selected parts of the spectrum. Besides a reduced 
quantity of information, one will also get a smaller 
number of bits at the cost of a decrease in resolution 
for that particular parameter, of which the parts are 
selected. In certain cases a unit with subtracting 
(e) Manuscript received on March 15, 1966 
properties should be used for the selection of a region 
of interest. 
Maintaining the same resolution with a reduced number 
of bits would be the main advantage. To obtain a di-
gital window, an additional comparator would be re-
quired. Particularly for experiments with on-line 
analysis, it can be of real advantage - or even a 
requirement - to have the disposal of a unit which 
allows a reduction of the number of bits per word. 
Por off-line experiments,on the other hand, a unit 
which reduces the quantity of information words to 
be stored, may also be useful. 
It may be pointed out, that the application of a 
digital comparator will not by far be limited to the 
above mentioned goals. Besides the use as a selector 
of regions of interest, there will be other appli-
cations for data processing. 
1.2. Basic_function_and_way_of_op_eration_of_the_digital 
comparator. 
A digital comparator compares a digital data word 
(number X) to a digital programmed word (number A) 
and indicates whether the number X is greater than 
A, smaller than A, or equals,A. 
Generally, all available data words are compared with 
one programmed word during one data handling cycle. 
In some applications it may occur that one data word 
is compared to several programmed words. , 
In most cases, the number of stages of the comparator 
will at least be equal to the number of bits of the 
programmed word. 
The comparison is effectuated as follows: 
Each comparator stage compares the corresponding 
bits of A and X. Some stages detect equality of the 
applied bits, the other indicate unequality. The 
conclusion of the comparison must be prescribed by 
the stage of highest significance of all stages de­
tecting unequality. 
1.3. Some 2βηβΓ^1_Β3^βοΐ8_οΐ_^1^ΐ§1_οο5ρ_ΒΤ^θΓβ. 
Two- and three-state comparators have been realized 
for the comparison of digitized data. 
A three-state comparator (1,2,4,5,6) is able to iden­
tify separately if a data word (X) is greater, equal 
or smaller than a programmed word (A). 
In a two-state comparator (3,7J, two of the three 
possible states are combined to one state and X > A 
or X < A, X < A or X > A, X / A or X * A, can be 
identified. A unit with the latter mentioned property 
is known as an equality detector and is normally very 
simple in lay-out. 
In most of the known comparators, the comparison pro­
cess begins with a separate comparison of bits with 
the same significance. Concerning the detailed com­
parison procedure, i.e. in principle how to find out 
the most significant bit for which unequality is given 
and the way to elaborate the result, different solutions 
have been described (] - 6). 
In general a comparator should allow a symmetrical access 
of digital numbers to be compared. Special comparator 
types, in which the programmed word can be controlled 
only manually by means of mechanical switches or 
relays, are better characterized as digital thresholds 
(1,3). They are not very flexible in application, but 
can be very simple in lay-out. 
In nuclear experiments, comparators have been used by 
different people, to reduce single parameters in 
multiparametric analysis to one data word (channel) 
with the aid of a digital window (1,2,3). The width 
and the location of the window in the parameter region 
8 -
is fixed by the programmed words of two single com-
parators. 
Por the planned applications, which are more general, 
comparators should allow a high degree of flexibility. 
Needing only one comparator stage per data word bit 
seems to be the most suitable solution. The comparator 
stages are then identical for all bits, so that they 
can be used as standard units in a building block system. 
An improved version of such a proposal (6), which is a 
three-state comparator allowing automatic programming, 
if needed, has been realized by us and will be desribed. 
Another solution (7), a two-state comparator for which 
the same concept was applied, but simpler in lay-out 
and allowing greater processing speed,has been deve-
loped in addition. It is this latter type of comparator 
which meets our demands in the best way. 
2. REALIZED COMPARATORS 
2.1. Introductor^_considerations 
Both realized comparators - a three-state comparator 
with transistors and a window comparator, consisting 
of two identical tvo-state comparators with tunnel-
diodes - comprise n similar cascaded stages (Pig. 1). 
The number of stages n is not limited for circuitry 
reasons; both the required quantity of components and 
comparison time are roughly proportional to the number 
of bits (n). 
The following description is related to Pig. 1. 
Each stage compares a bit of the dava word (X) with 
the corresponding bit of the programmed word (A). Both 
words are supposed to be binary or binary decimal coded. 
The comparison result of one stage is determined either 
by the information delivered from the preceding stage, 
or by the configuration of the two applied bits. 
The symbols x., a. and c. reeprésent the configuration 
-th of the "i" bit of the two compared words and of the 
- 9 -
"i"~ comparator stage; χ and an represent the most 
significant, χ and a the least significant bits of 
X and A. 
The result of the comparison of A and X may be available 
at the output of that comparator stage, corresponding 
either to the most or to the least significant bit 
(C or C ). The latter is possible, if the most sig­
nificant comparator stage detecting unequality will 
impose its result to all comparing units between that 
deciding stage and the output. 
If the comparator output is at the most significant 
stage, the flow of decisive information will be from 
less significant stages to the most significant one 
(L.M. mode). The deciding comparator stage imposes then 
its result to more significant comparator stages, which 
all must have detected equality. 
If the output of the comparator is at the least signi­
ficant comparator stage, the flow of deciding infor­
mation will go from a more significant to the least 
significant stage (M.L. mode). In this case the de­
ciding comparator stage must impose its result to less 
significant comparator stages, which may have detected 
themselves unequality of both sign»or equality. 
In case both words A and X are equal, the single com­
parator stages do not influence each other; every stage 
produces an equality signal. 
If all possible data words have the same probability of 
occurrence, the more significant comparator bits take 
the decision in the great majority of the comparisons 
(nearly 97 % of all decisions are taken by the 5 most 
significant bits out of 10). If the comparison process 
of a next data word would be started immediately after 
the result of the preceding comparison is available, 
the integral comparison time needed for a defined amount 
of data words will therefore be smaller for an L.M. mode 
than for an M.L. mode comparator. Both comparator types 
­ 10 ­
will need about the same time, if the comparisons are 
initiated by clock pulses, because the fastest allowed 
repetition rate is given by the comoarison needing the 
longest time to be effectuated. 
The functional analysis of a comparator can be reduced 
to the examination of two consecutive stages R and S (Pig.2") 
The signal R . is the comparison result of the stage R, 
provided that the stage preceding it does not influence 
the comparison of H(Q . ■ 0)· The symbols X­, Xg and 
Ap, A« represent the information delivered by two conse­
cutive bits of the data word (X) and the programmed word 
(A). The comparison result of the two examined stages, 
S . , is determined by the analog sum of the three input 
signals delivered to the stage S (E 4.» X« BIÍ± A g ) . 
According to the significance of the stage R, either the 
unequality signal R . eliminates the influence of any 
configuration of Xg and Ag (M.L. mode), or R , is 
eliminated by an unequality signal produced by Xg and A„ 
(L.M. mode). As either unequality decision (X > A or 
X < A) can be caused by different combinations of the 
three input signals, their analog sum can reach different 
values, but the output signal must attain always a dis­
crete level for the same decision. This can be reali zed 
by the introduction of a threshold device, delivering the 
required output level, if the sum of the input signals 
is greater than the threshold. The weight of the three 
input signals R_ut» Ag and Xg must be chosen in such a 
way that for either unequality between A and X, their sum 
has the right value in relation to the threshold. 
A three­state comparator stage needs two opposite thres­
holds. If neither threshold is reached, the comparator 
indicates equality of A and X. 
A two­state comparing unit has only one threshold. The 
equality case and ore of the unequality cases postulate 
- 11 -
a driving signal smaller than the threshold, whereas 
for the opposite unequality case the sum of input 
signals must be greater than the threshold. 
A three-state comparator can be realized also by 
an adequate combination of two two-state comparators. 
2.2. Three-state comparator with transistors 
2.2.1. General descri/Dtion 
A three-state comparator has been built as a general 
study for the comparison of binary or binary coded -
decimal information with up to 20 bit word length. 
All comparator stages are equal and contain two 
transistors as main elements. The realized comparator 
is identical in principle to a circuit given 
by others (6) but it requires only two supply 
voltages (+ 6 V), which are in use as standard vol-
tages for digital electronic equipment in our 
laboratories. 
The required input signals and the delivered output 
signals are of the same "level"-type: a binary "one", 
"1" = + 5 V and a binary "zero", "0" » 0 V. 
A data word (X) to be compared with the programmed 
word (A) is stored via read-in gates in a 20 bit 
binary register (Pig. 3). A buffer stage is used 
between the register and the comparator, allowing 
a greater fan-out for the connection of different 
comparators. 
The programmed word can be controlled manually by 
means of twenty toggle switches, which allow to 
connect the MA" inputs of the comparator stages to 
a voltage of 0 Volts or - 4,3 Volts^respectively. 
The voltage of - 4,3 Volt is derived from the standard 
12 -
power supply voltage of - 6 Volts with zener diodes. 
On the circuit cards of the comparator, space was 
provided for an A- register and a suitable coupling 
stage, to allow an electronic control of the pro-
grammed word. 
The three different comparison resiilts X > A, X = A, 
X < A are available at seperate outputs; for instan-
ce for "X > A", the voltage at the "X > A" output is: 
Uq » + 5 V and Ug = 0 at the other outputs. 
The course of a comparison process can be explained 
with Pig. 3· An incoming clock pulse will first reset 
the X-register via an input logic unit. Then the 
X-word to be compared which is available at "read-in", 
is stored into the X-register via read-in gates 
with a "set" pulse. The "set" pulse has a fixed delay 
with respect to the "reset". After setting, the com-
parison begins and its result will be available for 
the realized comnarator at the output of the least 
significant comparator stage (M.L. mode"). The time 
necessary for a comparison depends on the words to 
be compared and on their number of bits. The maximum 
nossible comparison time determines the delay between 
the clock pulse and a strobe pulse, which will sense 
the output logic unit in such a way, that the state of 
tùileast significant comparator stage is directed 
to the appropriate output. In addition the strobe 
pulse initiates a read out command. The time inter-
vals, necessary for "reset", set, comparison and 
read out" determine the maximum clock pulse rate, 
which was about 500 kc/s for the realized comparator. 
In the single comparator stages which are described 
more in detail in the following chapter, a phase in-
version of signals occurs, caused by transistors in 
emitter-grounded configuration. This was taken into 
­ 13 ­
account by using the complements of the corresponding 
bits for the comparison in the even numbered stages. 
2.2.2. Eescrip^ion_of_a_single_com^ 
The lay­out of one s tage (S) preceded and followed 
by i d e n t i c a l s tages (R and T) i s shown in P ig . 4« 
The stage R i s connected to a more s ign i f i can t b i t 
of the words to be compared (R a? C. .) and Τ to a 
l e s s s ign i f i can t b i t than S (Τ Η C . _ / . ) . The comparison 
r e s u l t i s ava i lab le at the comparator stage be ­
longing to the l e a s t s i gn i f i can t b i t (M.L. mode). 
The three s t a t e s of the comparator stage represent ing 
the d i f fe ren t poss ib le r e s u l t s ­ X > A, X » A, 
X -e A ­ are r ea l i zed by using two complementary 
t r a n s i s t o r s as a d i f f e r e n t i a l switch. 
Por an uneqiial i ty between X and A, e i t h e r t r a n s i s t o r 
must be switched on, while the other one i s in the 
cut­off s t a t e . In the given c i r c u i t and for X > A, 
the input s ignal S­^ r must exceed a pos i t i ve t h r e s ­
hold vo l tage , S^r > tUu' to switch on the n­p­n 
t r a n s i s t o r ( T . ) . The corresponding output s ignal 
(S . ) i s of negative p o l a r i t y , beca\ise of the phase 
inversion in the t r a n s i s t o r s which are used in emit­
ter­grounded conf igurat ion. Por X < A, S­^ has to 
overcome a negative threshold vo l t age , |Syj,T|> ­ U»,^, 
to switch on T~ and S , will be p o s i t i v e . For ¿ out x 
equa l i ty between X and A, both t r a n s i s t o r s wi l l be 
in the cut­off s t a t e , | S™) < + Νψττ· The output 
s ignal of the unloaded stag«1 wil l be zero, because 
of the symmetrical lay­out of the c i r c u i t . 
The given condit ions for the input s ignal of the 
stage S must be s a t i s f i e d by the analog sum of the 
three input s igna ls Xg, Ag and SQUt» which may be 
defined as follows: 
- ik -
Xg * Ujg, if the "i»~th bit (x. ) of the data word is 
in the "1" state; Uyg is a positive voltage, equal 
for all comparator stages and it may be written: 
Xg ­ + 1 (X"s » 0) for x± ­ "1", Xg ­ 0 (îg ­ + 1) 
for x. ­ 0« 
4~ Vi 
Ag Η ü.ß, if the "iM~ bit of the programmed word 
^a.1 is in the "1" state and a negative signal will 
be delivered to the comparator stage S. U.g is a 
negative voltage and it follows: Ag » ­ 1 (Xg » 0) 
for & i ­ n1"; Ag ­ 0 (Ig = ­ 1) for a± ­ 0. 
The signal R . fwhich is delivered by the preceding 
stage R, represents the comparison result of the more 
significant stages. If also here unity signals are 
taken for an easier explanation, R_ut is a positive 
signal for X > A, i.e. RQUt ­ + 1 ; RQut ­ ­ 1 if X < A and R . ­ 0, if X =. A. out 
If the necessary predominant influence of R . o n 
the comparison result, for R . y£ 0, is taken into 
consideration, one may write for the analog sum of 
input signals, which should determine S^ : 
SIN « Z'Rout + X S + A S ( 1 ) 
R , , Xg and Ag are unity signals as stated before 
and ft is a factor, Ζ > 1# 
In table I, the nossible comparison conditions for 
the stage S are given. Two most cri t ical conditions 
for a correct operation of the comparator can be 
defined with the results for S­™ in table I. 
IN 
­ The predominance condition; if the result of the 
preceding stages (R i .) is opposite with respect 
to the result of the stage S itself, R . must 
have the greatest weight in order to determine the 
state of the stage S; for (X > A)fi and Xg < Ag or 
(X < A ) R and Xg > Ag, table I indicates, Sjj­ = Z­1. 
­ 15 ­
­ The independence condition; if Rou^ ­ 0 and Xg ¿ Ag, 
the signal Xg respectively Ag must not be influenced 
by the zero signal level delivered from the prece­
ding stage R to the input of S, Xg or Ag have to 
determine the state of the stage S. 
Por the lay­out of a comparator stage, the quantita­
tive behaviour of a transistor as threshold device 
must be taken into account. In case of an unequality 
decision, the threshold voltage TT__ must not only 
be exceeded; the transistor which is to be saturated 
will also draw a current I, because of its limited 
π 
current gain (8). The current, which is necessary to 
bring the transistor into the "on" state, will be: 
bmin *** BB/P.R and the corresponding overdrive 
factor is Κ = I,/I·. . . Por reliable operation and 
b nmin ' 
sufficient speed of response, a minimum overdrive 
factor K . > 1 should be assured and the minimum ρ m m 
of the used transistors has to be taken into account. 
However, the overdrive factor Κ will also influence 
the minimum time interval between two comparisons in 
another way. The greater K/o, the greater will be the 
base­emitter junction charge to be discharged in case 
of a change in the comparison state of a stage i.e. 
the minimum distance between two different comparisons 
increases with increasing K/P. 
The maximum overdrive factor Κ will occur, if the 
m 
same unequality for consecutive bits is given. I SjjJ *» Z+1 
and the greatest value of Κ will depend on the maximum 
m 
current gain of the used transistors. The smallest pos­
sible value of the ratio Κ/Κ_. for this circuit can 
be found bv calculations. (K /K . ^ 5 for R^R > 0t5). 
m min 17 c — 
This optimum v a l u e of t h e r a t i o g u a r a n t e e s a maximum 
speed of r e s p o n s e . 
16 
The smallest value of K is given for the before men­
tioned most critical comparison conditions. Por the 
■predominance condition one obtains: 
fm ­ 2 (m + 1) 
•[m (1 + 5Π 
6 + 2 g K1 = 
U, 
(2) 
U, h R B *S *S 
with m » y­ I n ­ g­ ; ? ­ jr­ ­ ­ c — J 
C C DO DO UTH and c = vy ' ï 
UBB 
and for the independence condition it is found: 
5 ­ 2 c 2 c K, · [ 2 ' n 1 + m ( 3) 
K. and Kp have a minimum for 8 « p m in * 
t> and ρ of equations (2) and (3) are determined by 
the supply vol tage condi t ions . Λ i s smaller than one, 
because buffer s tages are used between the r e g i s t e r 
and the comparator. Best dr iv ing condi t ions can be 
achieved with K,. » K. = K. An overdrive factor of 
Κ . a 2 seems to be necessary for a r e l i a b l e operat ion. 
The maximum allowed value of κ can be ca lcu la ted in 
function of m with K/p as parameter. (Pig» 5) · As shown, 
the maximum value of e tha t can be t o l e r a t e d depends 
only to a l imi ted extent on 8 for which a minimum 
value, guaranteed by the t r a n s i s t o r manufacturers, must 
be considered. The values of m and η should be kept 
as small as pos s ib l e , in order to obtain high operat ion 
speed. The bes t values for m with Έ/ρ » 0,1 are 
0,5 < m <- 2 for which r. va r i e s between 0,08 and 
— — max 
0,095· The corresponding values of η can be ca lcu la ted 
with equation (4 ) , which follows from (2) and (3) 
(Pig. 6 ) : 
o 1 + m n " 2 5 · Ü (4) 
1 - m 
- 17 -
Por the used silicon transistors and the standard 
power supplies (U-Q-D » + 6V) a value of c smaller 
than e , was realized by using as threshold vol-
UISLA. 
tage the difference between the base-emitter 
saturation voltage and the diffusion voltage of 
biased germanium diodes in the emitters of the tran­
sistor pairs. 
Por a comparator, designed for operation in L.M. mode, 
ε can be greater,as shown in Pig. 7· The best values 
for m are: 1 < m ^  3 with 0,14 < e < 0,15, (5-20 
and Κ — 2. The corresponding values for η are given in 
Pig. 8. 
A greater value of t _ admits either smaller supply 
max 
voltages - of interest for the realization of a com­
parator with integrated circuits - or greater threshold 
voltages U^. 
The collector current of the saturated transistor can 
be chosen in a way to obtain maximum switching speed. 
The collector resistor is then fixed for a given supply 
voltage (RQ » BB/I-) and Rg and RD are determined 
by the factors η and m. 
With the chosen circuit lay-out (Pig. 4) it was not 
necessary to select transistors. Reliable operation, 
also for the critical comparison conditions, was 
reached within a great temperature range because the 
threshold voltages of the comparator stages are lar­
gely independent on temperature. This is due to the 
mutual compensation of the temperature coefficients 
of the transistor base-emitter voltage and the diffusion 
voltage of the biasing diode. 
2.3» A window comparator comprising two two-state compara­
tors with tunneldiodes. 
2.3.1. 2S5eral_descrigtion 
The realized window-comparator consists of two identical 
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two-s ta te comparators of ten s tages each. 
The data word (X) and both programmed words (A, and 
Ap) are s tored in 10-b i t b inary r e g i s t e r s . 
I f the window boundaries should be con t ro l l ed only 
manually, the A- reg i s t e r s can be replaced by tum­
b l e r s represen t ing the two s ignal l e v e l s c o r r e s ­
ponding to the s t a t e s of a binary b i t . 
Both two-s ta te comparators wi l l t e s t whether X > A, 
( r e sp . Ag) or I < A, ( r e s p . Ag)· The lower (resp. 
upper) l im i t of the window i s represented by A, 
( r e sp . Ap). The decis ions of these comparators are 
fed to a logic u n i t , which wi l l de l ive r a s igna l a t 
only one of the th ree outputs , l abe l l ed nX > Apn, 
"A-L < X < A2" and " I < ΑχΜ. 
All the required input s igna l s and the del ivered ou t ­
put s igna l s are of the same l , levelM- type : 
W1M κ* + 5 Volt ; "0" M 0 Volt and the used power 
suppl ies are in accordance with the ESONS r u l e s 
( +6 Volts and -6 Volts ) . 
The time needed for merely the evaluat ion of one 
10-bi t data word i s smaller than 60 nanoseconds. The 
maximum comparison r a t e for the r e a l i z e d un i t i s l imi ted 
to 5· 10 words per second, because some addi t iona l 
time wil l be required for other purposes, as for 
ins tance the r ead- in of da ta . 
The block diagram of the r ea l i zed window-comparator 
i s shown in Pig. 9 · The time diagram for the d i f ferent 
s igna ls during one comparison cycle i s represented 
in P ig . 10» The following desc r ip t ion i s r e l a t e d to 
both f igu res . 
An incoming clock s ignal wi l l i n i t i a t e a comparison 
cycle . P i r s t of a l l the clock input gate wi l l be 
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closed and the "busy"­signal appears at i t s output 
(S¿,); at the same time the registers, both comparators 
and the three output binaries (B, , B~ and B,i will 
be reset. After a time T­, the numbers X, A, and Ap 
are read­in into the appropriate registers by means 
of a common set­pulse. After (T, + Tp) the reset 
signal to both comparators will be removed, i . e . the 
actual comparison is started. Within 60 ns a com­
parison result will be available, preparing only 
one of the three output and­gates (G, , Gp or G_). 
Then the strobe pulse passing the prepared and­gate 
vail set the appropriate output binary (Β, , Bp or 
B,^. The clock input gate will be opened again and 
the "busy­free" level will turn to "free". Until the 
next clock signal i s given, the window­comparator 
conclusion ( i .e . either X > Ap or A, <· X < Ap or 
X < A,) will remain available at the corresponding 
output (either S­, , Sp or S­). 
2.3.2. Description of the_circuit diagram of one_single çqm­
p_arator_stage 
The circuit of a two­state comparator stage with a 
tunneldiode as threshold element is shown in Pig. 11. 
According to the bistable behaviour of a tunneldiode, 
the reset position can be characterized with a 
binary value "0", for which the low voltage state 
should be prefered in our case. Thus "reset" ­ binary 
"0", means U^ < U ^ and "set" ­ binary " 1 " , 
means UmT> > U , -. . Because of the low resistivity TD val 1 ey " 
of the tunneldiode, i t may be characterized as a 
current sensitive element. In order to set the tun­' 
neldiode, a current !„,,, > Ip . must be available. 
Once in the "set"­position, a stage may be forced 
to deliver current to i t s neighbouring stages, if 
these are in the reset state. In order to avoid that 
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a set stage will return under such conditions to 
the low voltage state, due to a lack of current, a 
bias current IM > Iy is supplied to each stage. 
As it can be seen from the circuit diagram (Pig. 11), 
the current through the tunnel diode will be deter-
mined by the three possible input signals, i.e. on 
one hand X« and Ag from the corresponding X- and A-
bits and on the other the signal RQ114-i delivered by 
the preceding stage (R). The significance of these 
three signals must be determined in accordance to 
the working principle of the comparator. If the 
stage S detects unequality, it will be set (S . - "1") 
for Xg > Ag; for Xg < A« the stage will remain in 
the reset position (S . - "O"). S . has the value 
"1" only for X > A, because the realized comparator 
is of the "X > A" type. According to the L.M.-mode 
of operation of this comparator, a signal from the 
preceding less significant stage (fiout) may only 
contribute to the comparison result of the stage S, 
if the stage S detects equality. 
Summarizing the above mentioned conditions : 
S . must be "1", independent of H ,. 
S . must be "0", independent of ROU4-. 
S . can be determined by K t· 
With table II it is shown that the given comparison 
conditions can be fulfilled if the X-bit and the 
complement of the A-bit (X) are fed to the two bit-
inputs of each stage.^Por an "X < A" type comparator, 
X and A should have been applied.) This necessity 
follows from the fact that a comparison is equivalent 
to a simplified subtraction. It is to be performed, 
for an X > A comparator, by adding to the minuend (X) 
the complement of the subtrahend (X) and the eventual 
carry pulse from a preceding less significant stage 
P o r 
P o r 
P o r 
XS > A S 
Xg < Ag 
% = A S 
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(R . ) . The sum will be greater "1", i.e. a carry 
signal (S t » "1") is produced, only if at least 
two of the three possible signals are present. The 
sum itself is neglected. 
The given conditions for digital signals must be 
transformed into analog input currents ibr the tunnel 
diode. With the symbols in Pig. 11 one may write: 
U U. U 
τ X . τ A . τ O 
xx " ζ ; h ­ SJ » XRout ■ SC · 
U is the mean voltage difference between a set and o 
a reset tunnel diode. The signals should be chosen 
equal to allow maximum tolerances for the elements 
of the comparator, i.e., Iy ­ I. ­ Ipout ■ Ig. (6) 
The already mentioned biasing current Iw (L·, > Iy) 
and the signal current Ig can be determined in re­
lation to the peak current (Ip) of the tunnel diode. 
The tunnel diode must not be set if one input current 
Ig is delivered, i.e.: 
hi * h < τν ; (7> 
on the other hand, the tunnel diode must be set if 
at least two signals Ig are present, i.e.: 
hi ** XS » *p · ( 8 ) 
In order to allow maximum to le rances for I g and I , 
one should se l ec t the maximum no ­ t r i gge r s ignal 
(I« + Ig) and the minimum t r i g g e r s ignal (Ijj + 2 Ig) 
symmetrical to the peak cu r r en t . I t the re fore follows 
from equations (7) and (8 ) : 
h - (IM + V - (IM + 2 V - Xp or 
I . - I (I - I M ) . (9) "S f <s - v. 
Por the selected tunnel diode (AEÏ 11, I » 5mA ♦ 5%) 
a minimum value of six is guaranteed for the quotient 
of the peak­ and valley currents. If one chooses for 
safety reasons 1~ » 1,5 Iy» it follow» for I M with 
- zz -
Iy = I p / 6 , 
IA = l p /4 (10) 
and for I g wicn (9) and ^10) 
Ια = UZ 01) "S ■ν 
For tne used tunnel diode one finds: 1M = 1.25 mA, M Ig = 2.5 mA. 
A reset current I­mpa is required, before a new com­
parison can oegin. Tms current must be greater than 
zae maximum possiuie tunnel diode current, i.e.: 
­ IBES > 2 JS + hi ­ 5Λ Ip 02) 
For safety reasons it was chosen, ­ Ig­gs s ^ 5 I« » 
BB/m 
2.3.3· ?2iÊ£§S2Ë_£2üËèü­Ë£§5i25Ë_°ï_5iiÈ_!ii££Hè5_iayr2uÈ 
The allowed tolerances for the signals of a comparator 
stage and its elements follow from the critical com­
parison conditions mentioned above and were analyzed 
for a stage S. 
For a maximum no­trigger signal, (I„ + Ig), the tunnel­
diode should remain in the reset state. Such con­
ditions are given for the stage S if : Xg < A~, 
XTJ > A­η and the stage preceding R also in the set 
position. The signal Iaout = Ig delivered to the stage 
S, will have its maximum value for a maximum U of 7 o 
the stage R because of element tolerances. Worst 
case conditions may occur if in addition, the peak 
current of the tunneldiode in the stage S will be 
lower than its mean value. 
A minimum trigger signal (1^ + 2Ig) to set the stage 
S, is given for Xg = Ag, XR > AR and the stage 
preceding R in the low voltage state. Then the set 
stage R must deliver to its preceding and to its fol­
lowing stage (3) a signal Ig which will be lower than 
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the mean value because of the load condition of R. 
Worst case conditions may be given if the peak cur­
rent of the tunneldiode in stage S is higher than 
its mean value and U ­, ­, of the stage R has its 
minimum value because of element tolerances. 
If the set stage S (Xg > Ag) has to deliver tvro 
signals Ig to its neighbouring stages R and Τ 
(Xg < Ag, Xm ­ A«) the tunnel dinde of stage S could 
be reset because of overload if I„ is smaller than 
Iy. However,this is improbable because the time 
necessary to switch a tunneldiode to the high vol­
tage state is shorter than the switching time for 
the inverse direction. As soon as the tunneldiode of 
Τ has reached the high voltage state, the stage S has 
to deliver only one signal Ig. 
The tolerances of the used elements are: 
I = 5mA + 5% ; 1_ . Ζ < ­ 2,10 /·σ 
p " Ì * t ~ 
Γ 
17­p, =* 4?C TCV + 10 %\ * UP £ ­ 2 irV/0C 
A t 
(U a tunneldiode forward voltage for I™­. = 1^)· 
The resistance tolerances are giv<=n with + 5 %·, and 
variations of the "set" voltage U were smaller than 
+ 15 % for the possible load conditions of a stage. 
Calculations have shown, that for a supply voltage 
variation of + 1 % and an ambient temperature between 
+ 10 °C and + 40 #C, the safety distances of the 
signals from I , , 25 % under ideal conditions, are peak' 
reduced to 6 % of I . 
Ρ 
3. Measurements and tests 
Por both comparators the security margins of the 
­ ZH-
di seussod worst case comparison conditions and the 
maximum comparison time were measured. An integral 
operation test controlling the faultless working 
of both comparators for temperature and supply vol­
tage variations, was carried out by determining 
the maximum comparison rate. The maximum clock rate 
will be lower to a certain extent because of the 
limited speed of the associated electronic circuitry 
for logic operations. 
3.1. The three­state_transistor_comparator 
To control the critical comparisons, the minimum 
overdrive factors for the predominance and the in­
dependence comparison conditions (Κ,, Σ«) were 
determined by measuring the corresponding base cur­
rents in all comparator stages. The lowest values 
of K/p which were found are: 
B1 ~ Λ ,,£­ . 2 B2 ~ « „3. 
c c 
i.e. for the minimum current gain, Ρ min ■ 20, it 
follows: 
Klmin = 5 and K ^ = 2,5 
The maximum overdrive factor (X ), which occurs when 
m 
two consecutive stages have detected the same un­
equality, can also be determined from the maximum 
measurable base current, 
m = bm = 0,66 
c 
i.e. for ñ = 100, Κ =66. 
max ' max 
The maximum time necessary for a comparison will be 
measured when all heavily saturated transistors are 
driven into cut­off, i.e., the same unequality decision 
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being detected on all stages, and the next decision 
gives equality of all compared words. The time 
interval from the begin of such a comparison (X - A) 
up to the moment at which the result is available 
at the comparator output was % 8 us, i.e. about 
90 ns per stage. 
3. 2. The_two2State_turjieldiode_comp_arator. 
On both two-state comparators of the window compa­
rator, the same tests were performed separately. 
Por the critical comparison conditions, mentioned 
under 2.3*3·, the minimum differences between the 
tunneldiode current (Inm) and the tunneldiode peak 
current were measured for all stages. 
The security margin of ImD· which avoids a forbid­
den setting of a tunneldiode, was found to be 
(Ln-In,-) » 6 % of I . The minimum excess current r TD min ρ 
to set a tunneldiode was found to be (Iom~Ip)min "7 % 
of Ip. 
A too important undershoot of the reset pulse could 
have introduced an erratic setting of a stage. Por 
the realized comparator, the undershoot was not 
greater than 3 % of I v. Therefore a correct 
pe aK 
operation also under worst case conditions could be 
assured. 
The maximum time needed for a comparison can be 
measured if the decision of the least significant 
tunneldiode has to be transmitted to the output, 
because all more significant stages detect equality 
of the applied bits. The time elapsed from the begin 
of such a comparison up to the moment the result 
was available at the most significant stage output, 
is about 60 ns; i.e., about 6 ns per stage. 
3· 3· Integral operation test. 
Both comparators were tested under identical 
operational conditions. An enual probability for 
all possible data words in one test interval was 
reali zed by using the data word register as a 
scaler (Pig. 12"), i.e. in one scaler cycle all data 
words (0-¿ ~ ) occured only once. Por a complete 
test of the comparators, * test cycles would have 
been necessary to compare all possible programmed 
words with all data words. However, the manually con-
trolled programmed words were set in such a way 
that the correct operation of the critical compa-
rison conditions of each comparator stage could be 
checked in n+1 tests. 
Special care was taken to measure only during com-
plete scaler cycles,and with an auxiliary scaler, 
the number of cycles in one test interval could be 
fixed. 
Por temperatures between 20 and 45*0 and power sup-
ply variations of + 1 %, the maximum comparison 
rate ·. for which the comparator still delivered 
faultless results was measured. The minimum inter-
val between two consecutive comparisons is given 
by the sum of the maximum comparison time and the 
time needed for the detection of the comparison 
result. The number of the HX > A" results per scaler 
cycle is given by the programmed word. 
The threshold of the discriminator for the detection 
of the"X > A"results (Pig. 12) was set at 80 % of 
the "X > A" level. This allowed the detection of 
the amplitude loss of the critical "X > A" com-
parison results, due to a too rapid sequence of 
comparisons. 
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The minimum interval between two comparisons, within 
the faul t less operation range, was measured with 
1#9 tjs for the t rans i s to r comparator and 100 ns for 
■che tunneldiode solution. I t was prac t ica l ly indepen­
dent on the above indicated temperature and power 
supply var ia t ions . The t rans i t ion from the faul t less 
into the faulty operation region was sharp, in the 
order of one or several percents of the maximum 
comparison rate for the t rans i s to r or the tunnel­
diode comparator^respectively. The measuring accuracy 
was 10" . 
4. Conclusions 
The ident ical lay­out of a l l stages for the realized 
comparators, allowing the i r application as flexible 
uni ts in a building block system, has been proven 
as a very useful feature. 
Por data processing applications, where mostly d ig i ta l 
thresholds are needed, two­state comparators are 
to be prefered. to three­s ta te comparators. A two­
s ta te comparison can be characterized as a more fun­
damental logic operation and therefore two­state com­
parators are in general more flexible in application 
and in addition simpler in lay­out. Por three­s ta te 
comparisons an adequate combination of two two­state 
comparators can be used without appreciable additional 
element needs. Three­state comparators are neces­
sary for regulation purposes, as for instance the 
s tab i l iza t ion of gain by using d ig i ta l references . 
The realized two­state comparator uses stow tunnel­
diodes as threshold elements. Paster tunneldiodes 
would allow an increase in operation speed up to 
an order of magnitudefif necessary. 
A diβadvantage of the tunneldiodes as main comparator 
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elements i s t h e i r b i s t a b l e cha rac t e r . Short un-
des i red s ignal t r a n s i e n t s , l i k e the undershoot 
of the r e s e t s igna l , have to be kept small . 
I f great operat ion speed i s not needed, a t r a n s i s t o r 
can be used as threshold element a lso for a two-
8 ta te comparator. The c i r c u i t lay-out of one stage 
and the quan t i t a t i ve design cons idera t ions are 
given in P ig . 13 and P ig . 14 , r e spec t ive ly . 
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4-=0.05 
4-=ο.ι 
Ρ 
η 
1 2 3 4 . 
Fig.14 Two-state comparator with transistor, 
¿max. VS P. 
COMPARISON RESUL Τ 
OF STAGE "R" AND 
PRECEDING STAGES 
X = A < 
χ y A < 
X <A < 
/ 
\ 
/ 
\ 
/ 
\ 
ROUT 
0 
0 
0 
0 
+ 1 
+ 1 
+ 1 
+ 1 
_ J 
—1 
-1 
Xs 
0 
0 
+1 
*1 
0 
0 
+ 1 
+1 
0 
0 
+1 
+1 
As 
0 
-7 
0 
-1 
0 
-1 
0 
-1 
0 
-1 
0 
-1 
S/N 
0 
-1 
+1 
0 
*z 
*Z-1 
+Z+1 
*z 
-z 
-Z-1 
-Z*1 
- ζ 
SQUT 
0 
+1 
-1 
0 
-1 
-1 
-1 
-1 
+1 
+1 
+1 
+7 
COMPARISON RESULT 
OF STAGE "S" AND 
PRECEDING STAGES 
X = A 
X < A 
x y A X = A 
< 
< 
/ 
x y A 
k 
/ 
X < A 
\ 
Table I Three- state comparator in M. L. mode . 
Possible comparison conditions of the stage 'S ". 
COMPARISON RESULT 
OF STAGE "R-AND 
PRECEDING STAGES ROUT 
Χζ.Α < 
xyA < 
r o 
0 
0 
l o 
{ 1 
1 
1 
Xs 
0 
0 
7 
7 
0 
0 
1 
1 
As 
0 
1 
0 
1 
0 
1 
0 
1 
Ãs 
1 
0 
1 
0 
1 
0 
1 
0 
SUM 
7 
0 
0 
7 
0 
1 
1 
0 
COMPARISON RESULT 
OF STAGE "S" AND 
SoUT PRECEDING STAGES 
(CARRY) 
0 X < 4 
0 Χ ζ,Α 
ι x y A 
0 X < 4 
7 xy A 
0 Χ ζ.Α 
ι x y A 
ι xy A 
Table II Two-state comparator in L.M. mode . 
Possible comparison conditions of the stage "S". 
ippi mm 
■ <1 ί 
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l^llllllllUilillïUlllllllliilÜtll To disseminate knowledge is to disseminate prosperity — I mean 
- general prosperity and not individual riches — and with prosperity 
disappears the greater part of the evil which is our heritage from 
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